absent when the superconductor is replaced by a normal conductor. Based on these observations, we conclude that our spectroscopy experiment provides evidence for the existence of Majorana fermions.
Improving the electron mobility and optimizing the gate coupling will enable us to map out the phase diagram of the topological superconductor in the plane of E Z and m (27) (28) (29) (30) . It will be interesting to control the subband occupation underneath the superconductor down to a single subband to make direct comparisons to theoretical models. Currently, we probe induced gaps and states from all occupied subbands, each with a different coupling to the tunnel barrier. The topological state in the topmost subband likely has the weakest coupling to the tunnel barrier. Single-subband models (8, 9) predict that one should observe a closing of the topological gap; however, in multisubband systems, this gap closing may not be visible. The constant gap in Fig. 2 may come from lower subbands. The presence of multiple subbands together with our finite temperature may also be the reason that our ZBP is currently only~5% of the theoretical zero-temperature limit of 2e 2 /h (12, 14) . Finally, we note that this work does not address the topological properties of Majorana fermions. The first step toward demonstrating topological protection would be the observation of conductance quantization (12, 32) . Second, in a Josephson tunnel junction with phase difference ϕ and a pair of Majoranas on either side, the current-phase relation becomes proportional to sin(ϕ/2). The factor 2 is another distinct Majorana signature, which should be observable as an h/e flux periodicity in a superconducting quantum interference device measurement (8, 9 A change from two-dimensional to threedimensional integrated circuits (3D IC) is under way in the microelectronics industry as the limits of very-large-scale integration in silicon chip technology are approached (1). In essence, 3D IC is intended to bring packaging technology and chip technology together. With respect to scaling the density of solder bumps on a chip surface, the diameter of a flip-chip solder bump is about 100 mm today, and it should be possible to reduce this to 1 mm. This improvement will increase the density of bumps per unit area by 4 orders of magnitude, yet the solder volume will be reduced by 6 orders of magnitude. However, the melting point of the solder remains unchanged, meaning that each microbump may contain only a few grains after processing. Variation in the grain orientation may lead to a wide distribution of the orientation-dependent properties of microbumps, which may in turn lead to early failure and low reliability. This is because certain grain orientations allow fast diffusion and electromigration (2, 3) . Because there are a large number of microbumps on a stack of chips in a 3D IC, achieving a uniform microstructure in several thousand of these microbumps on each chip is a critical issue.
Maintaining control over the microstructure of the microbumps is nontrivial because of reflow. Reflow means that the solder bump is melted to achieve chip-to-chip or chip-to-substrate joints. It is very difficult to control the solid-state microstructure as a molten solder bump solidifies; typically, the grains are randomly oriented. Furthermore, during the solid-state aging of the microbumps, the solder will transform into intermetallic compounds. These compounds will dominate the properties of the microbumps because the solder thickness decreases to about 10 mm or less in microbumps to connect the through-Sivias (TSVs).
We report that using [111]-oriented nanotwinned Cu (nt-Cu) as the under-bump metallization promotes the unidirectional growth of intermetallic compounds in a large number of microbumps, leading to a uniform microstructure of all the microbumps. Unidirectional growth recalls the single-crystal turbine blades of a superalloy, requiring a crystal seed and a temperature gradient (4) . To seed thousands of individual microbumps on a chip is impractical. Instead, we report a method of unidirectional growth that uses reactive epitaxial growth of Randomly oriented nt-Cu has been fabricated by using pulsed electroplating (5-7), and it possesses excellent mechanical strength (8) (9) (10) (11) . It also exhibits a higher electromigration resistance than regular Cu grains (12) . For these reasons, nt-Cu has drawn a great deal of recent attention. Anderoglu et al. reported that nt-Cu with a [111] preferred orientation can be deposited via magnetron sputtering (13) . However, in interconnect and packaging technology, Cu interconnects are deposited by electroplating.
In this report, [111]-oriented Cu grains with nt-Cu have been fabricated by dc electroplating with sulfuric acid as the electrolyte. Surfactants are added to the electrolyte, and the stirring speed of the electrolyte, ranging from 600 to 1200 revolutions per min (rpm), is critical to the outcome of the electroplating (14) .
Highly oriented nt-Cu can be fabricated by specific current densities and stirring rates in electrolyte (supplementary materials and figs. S2 and S3). Figure 1A shows the cross-sectional focused ion beam (FIB) image for the nt-Cu electroplated with a current density of 80 mA/cm (Fig. 1B and  fig. S4 ). We note that many cones appear on the film surface. Spots from twins were observed in the cross-sectional transmission electron microscopy (TEM) image and the corresponding electron diffraction pattern for the cone microstructure (Fig. 1C) . The spacing of the nanotwins ranges from 10 to 100 nm. Figure 1D shows the planview FIB image of the cones on the Cu film surface. The nanotwins may have nucleated at the tips of the cones. The plan-view TEM and electron diffraction images of one of the cones have been examined to confirm the [111] orientation, and the edges of the cone exhibit sixfold symmetry. Figure 1E presents the plan-view TEM image for three neighboring (111) grains: A, B, and C in the middle of the sample, prepared by FIB polishing. The corresponding selected area diffraction pattern is shown in Fig. 1F . The rotation angle between grains A and B is 22°, whereas it is 15°between grains A and C.
Electron backscatter diffraction (EBSD) was used to analyze the statistical distributions of the grain orientations and the grain boundaries ( fig.  S1 ). The orientation image maps of the film surface after polishing by FIB show that the Cu film has a strong {111} texture ( Fig. 2A) . The corresponding color in the inverse pole figure (Fig. 2) represents the out-of-plane direction, indicating a very strong preferred orientation of [111] . The statistical data for the misalignment angles of the Cu (111) grains indicate that 96% of the columnar Cu grains have less than 10°of misalignment with respect to the [111] direction (Fig. 2B ). In addition, Fig. 2C shows the fraction with the 〈111〉 out-of-plane direction in terms of the intensity of the central pole. The high density at the central pole reveals that a very high fraction of the electroplated Cu grains have a 〈111〉 preferred orientation. Figure 2D shows the grain boundaries, including the low, high, and twin boundaries. Here, we define low-angle grain boundaries as those with a misorientation angle less than 15°and high-angle boundaries as those with a misorientation angle between 15°and 65°. A twin boundary is categorized by a 60°angle grain boundary. The results indicate that most of the grain boundaries analyzed can be characterized as high-angle boundaries.
Suh reported the orientation relationship between a [001]-oriented Cu single crystal and the Cu 6 Sn 5 grains (15). Zou studied the orientation relationships between the Cu 6 Sn 5 grains and [111]-oriented Cu single crystals (16, 17) . We can fabricate oriented nt-Cu in patterned openings and have applied the very strongly oriented [111] nt-Cu to control the orientations of the Cu 6 Sn 5 grains in a large number of microbumps (figs. S5 and S6). Figure 3A shows the cross-sectional FIB image of a microbump between two chips with a 10.5-mm-thick Sn2.5Ag solder after a reflow of 3 min at 260°C. The solder thickness is close to that found in 3D IC packaging. The Cu 6 Sn 5 compounds grew on the (111) planes of the nt-Cu under-bump metallization. The EBSD orientation image maps for the Cu 6 Sn 5 compounds indicate a preferred orientation near the (0001) plane of the Cu 6 Sn 5 (Fig. 3B) . Figure 3C presents the orientation image maps for the remaining Sn2.5Ag. A planview EBSD analysis was also performed to confirm the preferred orientation of all the Cu 6 Sn 5 compounds on a microbump (Fig. 3D) . Almost all the Cu 6 Sn 5 grains have a preferred orientation close to (0001) (fig. S7 ). In another sample reflowed for 5 min at 260°C, some of the Cu 6 Sn 5 grains on the top chip nearly touched the Cu 6 Sn 5 grains on the bottom chip (Fig. 3E) . Upon closer inspection, some have merged into one grain. We observe that two misoriented Cu 6 Sn 5 grains on the top and bottom always merge into one single Cu 6 Sn 5 grain, as indicated by the arrows in the figure.
Lastly, we note that the metallization on oriented nt-Cu forms very few or no Kirkendall (or Frenkel) voids during solid-state aging (18) . It has been reported that severe Kirkendall voids form in the Cu 3 Sn/Cu interface after solid-state aging in solder joints and greatly weaken the mechanical properties of the joint (19, 20) . The cross-sectional FIB image of a microbump after solid-state aging at 150°C for 500 hours (Fig.  4A) shows that the solder has been transformed completely into Cu 6 Sn 5 and Cu 3 Sn. The Cu 3 Sn layer is 2.14 mm thick, yet only a few voids are observed in the Cu 3 Sn/Cu interface. After aging at 150°C for 1000 hours, the Cu 3 Sn layer thickness grew to 3.12 mm (Fig. 4B) , and no obvious Kirkendall voids were found ( fig. S8 ). Figure 4C shows the cross-sectional TEM image of the interface of Cu 3 Sn/nt-Cu; some nanotwins end in Cu 3 Sn grains. In transforming one molecule of Cu 6 Sn 5 into two molecules of Cu 3 Sn, the remaining three Sn atoms will attract nine Cu atoms to form three Cu 3 Sn molecules, and the vacancies required for the Cu diffusion may condense to form voids. Although the twin boundaries are coherent, there are steps and kinks that can serve as vacancy sinks. In addition, Xu et al. reported that there are butt twins in the electroplated Cu and that they serve as vacancy sinks (21) . The high density of nanotwins will provide high density of vacancy sinks. Therefore, no supersaturation of vacancies or nucleation of Kirkendall voids occurs. We expect that the electrical and mechanical properties of the microbumps without Kirkendall voids will be better.
Copper pillars without nanotwins have been implemented in microprocessors to increase the electromigration resistance and the performance of heat dissipation (22) . The mechanically strong nanotwinned microbumps may cause a reliability concern because of chippackaging interaction. In the traditional flip-chip technology, Si dies are bonded to polymer substrates, and large thermal stress thus occurs because of the mismatch in thermal expansion coefficients between the two materials. However, in 3D IC, Si dies are bonded to Si substrates of TSV interposers. Therefore, the chip-packaging interaction because of thermal stress is minimized in the microbumps. 
